Axilog is a set of language annotations for approximate hardware design and reuse in Verilog. Axilog enables the designer to relax the accuracy requirements in certain parts of the design, while keeping the critical parts strictly precise. Axilog aims to facilitate the approximate hardware design by providing:
Axilog is part of AxBench, a comprehensive benchmark suite for approximate computing. Please visit AxBench website for further details.